Optimizing Binary Convolution for Compute-In-SRAM Accelerator Author: Samantha Cobado Advisor: Prof. Zhiru Zhang

Background

Abstract

Computationally intensive algorithms on massive amounts of data are slow to run on generic CPUs. One direction of speeding up these computations is using hardware accelerators such as the APU. Optimizing binary convolution (a complex layer in a neural network) through bit packing and minimizing tiles can help make running on the APU much faster than on a CPU.



APU: Compute-In-SRAM Accelerator



Computations on the APU are extremely fast because they are performed on entries of the vector registers in parallel. The APU has a total of 16 vector registers each containing 32,000 entries.



Memory transfers to and from the APU results in a significant overhead as the data needs to pass between different memory blocks.

Data from Host to APU			Data from APU to Host		
Device (APU Chip)		Host	Device (APU Chip)		_
On-Chip L1 Memory ↓ Vector Registers	L4 Shared Memory	System Memory	On-Chip L1 Memory t Vector Registers	L4 Shared Memory	



CornellEngineering **Electrical and Computer Engineering**













